Loading organizations...
§ Private Profile · San Francisco, CA, USA
Design a chip in minutes
Key people at Partcl.
Partcl was founded in 2025 by William Salcedo (Founder) and Vamshi Balanaga (Founder).
Partcl modernizes chip design automation with physics-informed models powered by GPU acceleration.
Our tools run up to 700× faster than legacy solutions, cutting weeks off development and unlocking AI-driven optimization.
Key people at Partcl.
Partcl was founded in 2025 by William Salcedo (Founder) and Vamshi Balanaga (Founder).
Partcl is a cutting-edge semiconductor design platform that dramatically accelerates the chip development process by leveraging GPU-accelerated algorithms and AI-driven simulations. It reduces the traditional chip compilation cycle from weeks to minutes, enabling engineers to build, test, and optimize chips much faster. This innovation targets sectors such as AI accelerators, IoT devices, and mobile SoCs, where rapid iteration and tight tapeout deadlines are critical. By combining physics-informed models with synthetic data generation, Partcl enhances power, performance, and area (PPA) estimations and shortens feedback loops, helping chip designers deliver better products faster.
For an investment firm, Partcl represents a high-potential startup in the semiconductor design automation space, focusing on revolutionizing hardware engineering workflows through AI and GPU acceleration. Its mission is to eliminate inefficiencies in chip design, its investment philosophy likely centers on backing transformative AI-driven hardware tools, and it operates in key sectors like semiconductor EDA (Electronic Design Automation), AI hardware, and IoT. Its impact on the startup ecosystem includes enabling faster hardware innovation cycles and reducing costly delays in chip development.
Partcl was founded in 2024 by Vamshi Balanaga and William Salcedo, both former engineers at Nvidia and early-stage startups. Their firsthand experience with the slow and inefficient chip design process—where engineers often wait weeks for simulation results only to find minor errors—motivated them to create a radically faster solution. The idea emerged from recognizing the bottlenecks in traditional ASIC design cycles and the underutilization of GPU acceleration in physical design tools. Early traction came from demonstrating massive speed improvements, such as 700x faster static timing analysis and 100x faster gate resizing and placement, which immediately resonated with chip design teams facing tight deadlines.
Partcl rides the critical trend of AI-driven hardware innovation and the urgent need for faster semiconductor design cycles amid growing demand for AI accelerators, IoT devices, and mobile SoCs. The timing is crucial as the semiconductor industry faces escalating complexity and cost pressures, where delays can result in significant financial losses. By enabling real-time design iteration and AI-assisted optimization, Partcl influences the broader ecosystem by lowering barriers to hardware innovation, accelerating time-to-market, and fostering a new generation of chip design tools that integrate AI and GPU computing natively.
Looking ahead, Partcl is poised to expand its toolset with features like incremental synthesis and natural language interfaces for querying design databases, further enhancing designer productivity. As AI continues to reshape semiconductor design, Partcl’s GPU-accelerated, physics-informed approach positions it to lead the transition from legacy EDA tools to modern, AI-powered workflows. Its influence will likely grow as more chipmakers adopt faster, smarter design tools to meet the demands of emerging technologies such as AI accelerators and edge computing. Partcl’s vision of "designing a chip in minutes" could become the new standard, fundamentally transforming how hardware innovation is pursued.
